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Abstract – This paper addresses the development of accurate and
efficient macromodels of the output ports of digital integrated cir-
cuits. The proposed approach is based on the estimation of math-
ematical parametric relations reproducing the external behavior of
devices from transient port voltage and current responses recorded
during the normal activity of the IC. The efficiency of the approach
is demonstrated on a real device via numerical simulation, also for
model estimation based on noisy measurements.
Keywords – Digital IC ports, Macromodels, Behavioral models, Iden-
tification.
I. INTRODUCTION
Nowadays, the design of high-speed digital systems along
with the time-to-market constraints require the assessment of
SI/EMC effects at the early stage of the design process. Such
an assessment, achieved by the simulation of signals propagat-
ing on critical nets, relies on the availability of accurate and
efficient models of the ports of digital integrated circuits (ICs)
that act as the nonlinear terminations of interconnects.
As an example, Figure 1 shows the typical structure of a
digital output buffer with the main IC blocks and the relevant
electrical variables. For the structure shown in Fig. 1, a macro-
model for the output buffer is represented by a suitable non-
linear dynamic relation between voltage v and current i of the
device port.
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Fig. 1. Typical structure of a digital IC with the main blocks and the relevant
electrical variables.
Different approaches are in use to obtain macromodels.
The most common approach is based on simplified equiva-
lent circuits derived from the internal structure of the modeled
devices. This approach leads to the I/O Buffer Information
Specification [1], that is widely supported by EDA tools and
dominates modeling applications. More recent approaches are
based on the use of parametric relations to approximate the de-
vice port equations and on the identification of their parameters
from device responses [2], [4], [5]. These approaches offer en-
hanced modeling capabilities, that facilitate and improve the
modeling of recent devices, like preemphasis drivers [6].
For both approaches, however, the generation of macromod-
els requires the availability of transistor-level models of the de-
vice, or the capability to control the device operation, i.e., the
use of dedicated test fixtures to stimulate and measure specific
device behaviors. As an example, the estimation of paramet-
ric models exploits port responses recorded while the buffer
is forced (e.g., through the internal logic signal vi in Fig. 1)
in a fixed logic state or is forced to perform complete state
switchings [2]. In real devices with complex logic cores, out-
put buffer states can be hardly controlled and model generation
from measured data becomes unpractical.
In this paper, we propose a new modeling technique for the
generation of parametric models from responses recorded dur-
ing regular operation of the device. The advocated procedure
is aimed at allowing the modeling of devices from actual mea-
surements, avoiding the need of dedicated test fixtures and de-
vice control. The final goal of the proposed approach is the
generation of macromodels from responses measured on de-
vices mounted directly on the board, while they operate in nor-
mal conditions. The feasibility of the approach is thoroughly
discussed and its sensitivity to measurement noise is also as-
sessed.
II. MODEL STRUCTURE AND ESTIMATION
PROCEDURE
Parametric macromodels of the output ports of digital ICs
like the one shown in Fig. 1, exploit the following two-piece
parametric relation
i(t) = wH(t)iH(v, d/dt) + wL(t)iL(v, d/dt) (1)
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Fig. 2. Static characteristics of the example driver in fixed high state (solid
thick line) and low state (dashed thick line) superimposed to the
characteristics of three lumped resistive loads and to the samples {v(t),i(t)}
of the port transient response in Fig. 3 (star line).
where wH and wL are switching signals accounting for the de-
vice state transitions and playing the same role of the internal
voltage vi in Fig. 1, and iH and iL are nonlinear parametric re-
lations expressed in terms of sigmoidal expansion and account-
ing for the device behavior in fixed logic high and low states,
respectively. More details on the model representation (1) and
on the use of parametric relations for the modeling of IC ports
can be found in [2] and references therein, where a detailed
discussion on the derivation of model equations and on the es-
timation of model parameters are presented.
The estimation of model (1) amounts to computing the pa-
rameters of submodels iH and iL and the weighting signals
wH and wL from suitable port voltage v(t) and current i(t)
responses. Model parameters are computed by minimizing
suitable error functions between the model responses and the
measured port responses, that are used as references to be fit-
ted. The objective of this work is to obtain port responses
suitable to parameter estimation from devices responses dur-
ing normal logic operation. To this end, the device responses
that can be obtained by driving different loads are studied.
For the sake of simplicity, the discussion is based on the out-
put port of a commercial Texas Instruments transceiver, whose
HSPICE transistor-level description is available from the of-
ficial website of the vendor. The example device is a 8-bit
bus transceiver with four independent buffers (model name
SN74ALVCH16973, power supply voltage VDD =1.8 V). The
example device operates at 167 Mbps, i.e., the bit time is
6 ns, and is driven to produce a 2048 long pseudo-random bit
stream. The HSPICE simulations of the transistor-level model
of the driver are assumed as the reference curves hereafter.
As an example, Fig. 2 shows the static characteristics of the
example device superimposed to the characteristics of three
simple lumped resistive loads. Fig. 2 also shows the points
{v(t), i(t)} explored by the transient voltage and current sig-
nals recorded while the example device drives a 50Ω load
as shown in Fig. 3. The above figure highlights that simple
lumped loads confine the response to a very limited region of
the voltage-current plane, that is close to the static character-
istic. Responses of this kind have limited information on the
device behavior and can hardly be used for the estimation of
submodels in (1).
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Fig. 3. Port voltage v(t) and current i(t) responses computed for the
example driver connected to a 50Ω resistor.
In order to generate port responses carrying more informa-
tion on both the static and dynamic behavior of the port, a dis-
tributed load must be considered. Figure 4 shows the port static
characteristics superimposed to the points {v(t), i(t)} explored
by the transient voltage and current signals recorded while the
example device is connected to an ideal transmission line load
(characteristic impedance Z0 = 50Ω, time delay Td = 2ns)
loaded by a 10 pF capacitor, as shown in Fig. 5. From Fig. 4
it is clear that port responses of this class are good candidates
to be used for the estimation of model parameters, since they
explore a wide region of the solution space.
These observations suggest the following two-steps proce-
dure for the estimation of model (1) from port responses during
normal logic activity:
(i) Estimation of submodels. As already done in [2], the
parametric models used for iH and iL in (1) are discrete-time
parametric representations based on sigmoidal expansions [8]
(standard algorithms like [9] are used for parameter estima-
tion). The port responses used to feed the estimation algorithm
are parts of the transient curves shown in Fig. 5. In particular,
the responses for the estimation of submodel iH , i.e., the sub-
model accounting for the information of the port behavior in
fixed High logic state, are the solid thick parts of the signals
v(t) and i(t) in Fig. 5. These signals are obtained by consid-
ering the slice of the port responses recorded while the device
is kept through the internal (non-accessible) input signal vi in
the fixed High state for the larger number of consecutive logic
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ones. In a similar way, the responses for the estimation of sub-
model iL are the dashed thick parts in Fig. 5, recorded while
the device is kept in the fixed Low state by means of consecu-
tive logic zeros of the input signal vi. As an additional remark,
it is worth noting that the estimation procedure is facilitated by
using the auxiliary input/output variables (x1, x2) defined by
the following linear transformation of the (v, i) variables.
[
x1
x2
]
=
[
1 -50
1 50
] [
v
i
]
(2)
Such a choice arises from the symmetry of the state transi-
tions of the {v(t), i(t)} points in Fig. 4 along directions paral-
lel to the characteristic (not shown in the Figure) defined by the
characteristic impedence of the line i = v/Z0. In contrast to
the classical port electrical variables, transformation (2) leads
to nearly the same range of the new input variable x1 for both
submodels, thus allowing the complete model equation (1) to
be always defined. As an additional strenght, the above trans-
formation reduces the nonlinearity of the static characteristics
of clamps and benefits the quality of estimated models.
(ii) Computation of weighting signals. Once the submod-
els iH and iL are completely defined, the weighting signals
wH and wL are estimated by simple linear inversion of equa-
tion (1) from port voltage and current responses recorded while
the device is connected to simple lumped loads like the 50Ω,
as in the signal set of Fig. 3. The computation of the weighting
signals is a well established procedure and all the details can
be found in [2].
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Fig. 4. Static characteristics of the example driver in fixed high state (solid
thick line) and low state (dashed thick line) superimposed to the samples
{v(t),i(t)} of the port transient response recorded while the driver is loaded
by transmission-line load (star line).
It is ought to remark that, in order to generate macromodels
from in-place measurements, estimation signals for both sub-
models and switching functions must be obtainded from device
responses while they drive normal interconnects. This is rather
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Fig. 5. Output port voltage v(t) and current i(t) responses computed for the
example driver connected to an ideal transmission line load (characteristic
impedance Z0 = 50Ω, time delay Td = 2ns) loaded by a 10 pF capacitor.
The thick parts of the v(t) and i(t) signals are the waveforms used for the
estimation of the submodels iH and iL in (1) (see text for details).
easy for the responses devoted to submodel estimation, as any
stub added on board can give rise to signals similar to those
used in this study. In contrast, the estimation of the switching
functions from state transition responses measured in-place are
presently under study.
Finally, the last step of the modeling process amounts to
converting the macromodel equation (1) into a form that can be
plugged into commercial simulation environments like Analog
Mixed-Signal tools or standard circuit simulators like SPICE
for the assessment of SI/EMC effects. For the first class of
tools, such a conversion is simply based on the direct equa-
tion description via metalanguages like VHDL-AMS or Ver-
ilog AMS. Instead, for the latter class of circuit simulators, the
conversion is carried out by means of a standard procedure by
converting the equation into an equivalent circuit and by im-
plementing the equivalent as a SPICE-like netlist as detailed
in [2].
III. RESULTS
In this Section, the macromodel estimated for the example
device of this study is validated by comparing its static charac-
teristics and transient responses to suitable test loads with those
obtained from the reference transistor-level model of the exam-
ple driver. All the responses of the reference model and of the
SPICE-type implementation of the macromodel are computed
by means of HSPICE.
As a first test, Fig. 6 shows the comparison of the actual
static characteristics of the device compared to the static char-
acteristics of submodels iH and iL estimated by the proposed
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procedure. This comparison confirms the accuracy of esti-
mated models to capture the static information of the device.
Besides, Fig. 7 shows part of the port voltage waveform v(t)
computed by the reference transistor-level model and by the
macromodel and recorded while the driver is connected to a
distributed load different from the one used in the estimation
process. The validation load is an ideal transmission line (char-
acteristic impedance Z0 = 50Ω, time delay Td = 1ns) loaded
by the connection of a 100Ω resistor and a 5 pF capacitor. The
comparison in Fig. 7 highlights the high accuracy of the com-
plete macromodel running in normal operation conditions.
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Fig. 6. Static characteristics of submodels iH and iL in (1) (solid thick
curves) superimposed to the actual characteristics of the example driver in
fixed high state (solid line) and low state (dashed line).
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Fig. 7. Port voltage v(t) response computed for the example driver
connected to an ideal transmission line load (characteristic impedance
Z0 = 50Ω, time delay Td = 1ns) loaded by the shunt connection of a
100Ω resistor and a 5 pF capacitor.
As a second and more realistic test, aimed at verifying the
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Fig. 8. Port voltage v(t) and current i(t) signals used for the estimation of
submodel iH , i.e., the solid thick signals in Fig. 5, with a superimposed
gaussian white noise with standard deviation σ = 4% of the voltage and
current swing.
feasibility of proposed approach for the generation of macro-
models from actual measurements, the estimation of submod-
els iH and iL has been carried out from noisy measurements.
For this second test case, the estimation of submodel parame-
ters is carried out by means of the algorithm [10]. The above
algorithm is a modification of the basic version [9] used for
the noiseless case in which a suitable penalty function is in-
troduced in the minimization scheme to average the effects of
noise and thus to avoid problems of spurious dynamics of es-
timated models. As an example, Fig. 8 shows the transient
responses used for the estimation of submodel iH that is cor-
rupted by a superimposed gaussian white noise with standard
deviation σ = 4% of the voltage and current swing. Figure 9
shows the comparison of the actual static characteristics of the
device compared to the static characteristics of submodels iH
and iL and Fig. 10 shows part of the port voltage waveform
v(t) computed by the reference transistor-level model and by
the macromodel and recorded while the driver is connected to
the same validation load of the previous test. The comparison
carried out in this second test highlights the robustness of the
proposed estimation procedure and the good accuracy of the
complete macromodel estimated from on-line measured data.
IV. CONCLUSIONS
In this paper, a methodology for the development of ac-
curate and efficient macromodels of the output ports of dig-
ital integrated circuits is presented. The proposed approach
is based on the estimation of mathematical parametric rela-
tions reproducing the external behavior of devices from tran-
sient port voltage and current responses recorded during the
normal activity of the ICs. The advocated procedure is aimed
1729
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Fig. 9. Static characteristics of the submodels iH and iL in (1) estimated
from noisy signals (solid thick curves) superimposed to the actual
characteristics of the example driver in fixed high state (solid line) and low
state (dashed line).
at allowing the modeling of devices from actual measurements,
avoiding the need of dedicated test fixtures and device control.
The efficiency of the approach is demonstrated on a real device
via numerical simulation, also for model estimation based on
noisy measurements.
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Fig. 10. Port voltage v(t) response computed for the example driver
connected to an ideal transmission line load (characteristic impedance
Z0 = 50Ω, time delay Td = 1ns) loaded by the shunt connection of a
100Ω resistor and a 5 pF capacitor. Solid line: reference, dashed line:
macromodel estimated from noisy signals.
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